saving . . . saved
0
Simulation of basic logic gates
Title
Question


Sir/Madam,

Where can I read about simulating basic logic gates using eSim. We tried out simulating using the d_inverter component from eSim_Digital library and the "pulse" source from the "eSim_Sources" library. But during simulation we get the error "Error while opening the python plotting Editor". I am sure we have made some mistake in the schema or may be while entering the values for the "pulse" component. Would you kindly look at the .cir file below and help us to solve the problem. We will also be very grateful if you kindly send us some tutorials on simulating digital circuits.

Best regards,
Arup Baruah.

The .cir file:

* /home/abaruah/Work/eSim/Workspace/Test06/Test06.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: Mon Jan 18 12:57:10 2016

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
U1 Net-_U1-Pad1_ GND d_inverter
v1 Net-_U1-Pad1_ GND pulse

.end

The .cir.out file:

* /home/abaruah/work/esim/workspace/test06/test06.cir

* u1 net-_u1-pad1_ gnd d_inverter
v1 net-_u1-pad1_ gnd pulse(0 1 0 0 0 1 1)
a1 net-_u1-pad1_ gnd u1
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u1 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
.tran 0e-00 0e-00 0e-00

* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end







eSim 18-01-16, 1:18 p.m. abaruah

Answers:

0

Hi,

Please make sure you enter the proper analysis value. In your example, you are running the transient analysis for zero time. Please correct it with some proper time.

Do let us know if you still face an error

18-01-16, 6:29 p.m. fahim


0


Sir,

Thank you for your prompt reply. I have modified the values for the analysis as below:

Start Time: 0 sec
Step Time: 1 sec
Stop Time: 10 sec

But the simulation is still failing with the same error message. Attached is the .cir.out and .cir file. We will be very grateful if you kindly tell us what the problem is.

Best regards,
Arup Baruah.


.cir.out file:

* /home/abaruah/work/esim/workspace/test06/test06.cir

* u1 net-_u1-pad1_ gnd d_inverter
v1 net-_u1-pad1_ gnd pulse(0 1 0 0 0 1 1)
a1 net-_u1-pad1_ gnd u1
* Schematic Name: d_inverter, NgSpice Name: d_inverter
.model u1 d_inverter(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
.tran 1e-00 10e-00 0e-00

* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end


.cir file:

* /home/abaruah/Work/eSim/Workspace/Test06/Test06.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: Mon Jan 18 12:57:10 2016

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
U1 Net-_U1-Pad1_ GND d_inverter
v1 Net-_U1-Pad1_ GND pulse

.end








19-01-16, 9:53 a.m. abaruah


0

Dear Sir,


Please use ADC and DAC for Digital circuits. ADC at input side and DAC for output side, you can this in eSim_Hybrid. For more information check user manual.

19-01-16, 11:47 a.m. Gaurav_Supal


Log-in to answer to this question.